English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  53154438    ???header.onlineuser??? :  821
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"ali f a b"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立臺灣科技大學 2020 Open Defect Detection Not Utilizing Boundary Scan Flip-Flops in Assembled Circuit Boards Kanda, M.;Hashizume, M.;Ali, F.A.B.;Yotsuyanagi, H.;Lu, S.-K.
國立臺灣科技大學 2016 Testability for resistive open defects by electrical interconnect test of 3D ICs without boundary scan flip flops Ali, F.A.B;Hashizume, M;Ikiri, Y;Yotsuyanagi, H;Lu, S.-K.
國立臺灣科技大學 2015 A testable design for electrical interconnect tests of 3D ICs Odoriba, A.;Umezu, S.;Hashizume, M.;Yotsuyanagi, H.;Ali, F.A.B.;Lu, S.-K.
國立臺灣科技大學 2015 Electrical interconnect test method of 3D ICs without boundary scan flip flops Hashizume, M;Umezu, S;Ikiri, Y;Ali, F.A.B;Yotsuyanagi, H;Lu, S.-K.

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page