|
|
???tair.name??? >
???browser.page.title.author???
|
"chung cp"???jsp.browse.items-by-author.description???
Showing items 36-60 of 69 (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:26:35Z |
Code compression by register operand dependency
|
Lin, K; Shann, JJJ; Chung, CP |
| 國立交通大學 |
2014-12-08T15:26:14Z |
A statistics-based approach to incrementally update inverted files
|
Shieh, WY; Chung, CP |
| 國立交通大學 |
2014-12-08T15:26:14Z |
A tree-based inverted file for fast ranked-document retrieval
|
Shieh, WY; Chen, TF; Chung, CP |
| 國立交通大學 |
2014-12-08T15:25:51Z |
A unique-order interpolative code for fast querying and space-efficient indexing in information retrieval systems
|
Cheng, CS; Shann, JJJ; Chung, CP |
| 國立交通大學 |
2014-12-08T15:25:38Z |
Low-power BIBITS encoding with register relabeling for instruction bus
|
Cheng, CT; Chiao, WH; Shann, JJJ; Chung, CP; Chen, WF |
| 國立交通大學 |
2014-12-08T15:25:28Z |
Low-power data address bus encoding method
|
Weng, TH; Chiao, WH; Shann, JJJ; Chung, CP; Lu, J |
| 國立交通大學 |
2014-12-08T15:25:28Z |
Low-power branch prediction
|
Hu, YC; Chiao, WH; Shann, JJJ; Chung, CP; Chen, WF |
| 國立交通大學 |
2014-12-08T15:19:35Z |
A statistics-based approach to incrementally update inverted files
|
Shieh, WY; Chung, CP |
| 國立交通大學 |
2014-12-08T15:18:20Z |
Designing a disjoint paths interconnection network with fault tolerance and collision solving
|
Chen, CW; Chung, CP |
| 國立交通大學 |
2014-12-08T15:17:20Z |
Unique-order interpolative coding for fast querying and space-efficient indexing in information retrieval systems
|
Cheng, CS; Shann, JJJ; Chung, CP |
| 國立交通大學 |
2014-12-08T15:16:46Z |
Fast query evaluation through document identifier assignment for inverted file-based information retrieval systems
|
Cheng, CS; Chung, CP; Shann, JJJ |
| 國立交通大學 |
2014-12-08T15:05:24Z |
DUAL-ALU CRISC ARCHITECTURE AND ITS COMPILING TECHNIQUE
|
CHOU, HC; CHUNG, CP; CHENG, SC |
| 國立交通大學 |
2014-12-08T15:04:57Z |
A BOUND ANALYSIS OF SCHEDULING INSTRUCTIONS ON PIPELINED PROCESSORS WITH A MAXIMAL DELAY OF ONE CYCLE
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:04:55Z |
ADOPTABILITY AND EFFECTIVENESS OF MICROCODE COMPACTION ALGORITHMS IN SUPERSCALAR PROCESSING
|
SHIAU, YH; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:04:42Z |
MODELING OF SUPERSCALAR INSTRUCTION SCHEDULING AND ANALYSIS OF A HEURISTIC SCHEDULING ALGORITHM
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:04:28Z |
REACHING APPROXIMATE AGREEMENT ON HYPERCUBE
|
CHENG, RL; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:04:06Z |
BENCHMARKING AND ANALYSIS OF SUPERSCALAR ARCHITECTURE
|
SHIAU, YH; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:04:04Z |
OPTIMAL MULTIPROCESSOR TASK-SCHEDULING USING DOMINANCE AND EQUIVALENCE-RELATIONS
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:03:38Z |
ON THE UPPER BOUND OF SCHEDULING INSTRUCTIONS ON PIPELINED PROCESSORS WITH DELAY
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:03:35Z |
Periodic adaptive branch prediction and its application in superscalar processing in Prolog
|
Ma, RL; Chung, CP |
| 國立交通大學 |
2014-12-08T15:03:29Z |
AN OPTIMAL INSTRUCTION SCHEDULER FOR SUPERSCALAR PROCESSOR
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:03:12Z |
An approximate agreement algorithm for wraparound meshes
|
Cheng, RL; Chung, CP |
| 國立交通大學 |
2014-12-08T15:03:12Z |
Memory system design in superscalar processing
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:02:43Z |
A fault-tolerant multistage combining network
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:02:24Z |
Delayed precise invalidation - A software cache coherence scheme
|
Hwang, TS; Lu, NP; Chung, CP |
Showing items 36-60 of 69 (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page
|
