English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  52108894    線上人數 :  960
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"h h chuang"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 11-24 / 24 (共1頁)
1 
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2018-09-10T08:18:41Z A novel ground resonator technique to reduce common-mode radiation on slot-crossing differential signals H. H. Chuang;T. L. Wu; H. H. Chuang; T. L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T08:18:41Z A new common-mode EMI suppression technique for GHz differential signals crossing slotted reference planes H.-H. Chuang;T.-L.Wu; H.-H. Chuang; T.-L.Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T08:18:40Z Overview of power integrity solutions on package and PCB: decoupling and EBG isolation T.-L. Wu;H.-H. Chuang;T.-K. Wang; T.-L. Wu; H.-H. Chuang; T.-K. Wang; Wu, Tzong-Lin
臺大學術典藏 2018-09-10T08:18:40Z Signal/Power integrity modeling of high-speed memory modules using chip-package-board co-analysis W.-D. Guo; Y.-H. Lin; H.-S. Chen; Y-C Lu; J. Hong; C.-H. Yu; A. Cheng; J. Chou; C.-J. Chang; J. Ku; T.-L. Wu; R.-B. Wu; H.-H. Chuang; YI-CHANG LU; TZONG-LIN WU; HSIN-SHU CHEN; RUEY-BEEI WU et al.
臺大學術典藏 2018-09-10T08:18:39Z A broadband chip-level power-bus model feasible for power integrity chip-package co-design in high-speed memory circuits H.-H. Chuang;C.-J. Hsu;J. Hong;C.-H. Yu;A. Cheng;J. Ku;T.-L. Wu; H.-H. Chuang; C.-J. Hsu; J. Hong; C.-H. Yu; A. Cheng; J. Ku; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:42:27Z Signal/power integrity design strategy for low-cost package of high-speed memory I/O interfaces H.-H. Chuang;C.-J. Hsu;M.-Z. Hong;D. Hsu;R. Huang;L.-C. Hsiao;T.-L. Wu; H.-H. Chuang; C.-J. Hsu; M.-Z. Hong; D. Hsu; R. Huang; L.-C. Hsiao; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:42:25Z Design and modeling of a stopband-enhanced EBG structure using ground surface perturbation lattice for power/ground noise suppression T.-K. Wang;C.-Y. Hsieh;H.-H. Chuang;T. L. Wu; T.-K. Wang; C.-Y. Hsieh; H.-H. Chuang; T. L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:08:57Z Power integrity chip-package-PCB co-Simulation for I/O interface of DDR3 high-speed memory H.-H. Chuang; S.-J. Wu; M.-Z. Hong; D. Hsu; R. Huang; T.-L. Wu; TZONG-LIN WU; H.-H. Chuang;S.-J. Wu;M.-Z. Hong;D. Hsu;R. Huang;T.-L. Wu
臺大學術典藏 2018-09-10T07:08:56Z A novel HU-shaped common-mode filter for GHz differential signals S.-J. Wu; H.-H. Chuang; T.-K. Wang; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:08:56Z A novel stopband-enhanced EBG planes using an embedded slow-wave structure C.-Y. Hsieh; H.-H. Chuang; T.-K. Wang; C.-C. Wang; H.-H. Cheng; Y.-S. Wu; C.-T. Chiu; C.-P. Hung; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:08:56Z Parallel-plate noise isolation using a macro-via photonic crystal structure in advanced package H.-H. Chuang;T.-L. Wu;T.-K. Wang; H.-H. Chuang; T.-L. Wu; T.-K. Wang; TZONG-LIN WU
國立中山大學 2009-12 Long-term costs of inflated self-estimate on academic performance among adolescent students: A case of second-language achievements M.L. Yang;H.H. Chuang;W.B. Chiou
國立中山大學 2009 What digital divide factors matter in the motivation to use technology to learn English? A case of low SES young learners in Taiwan H.H. Chuang;Y.F. Yang;H.C. Liu
國立中山大學 2006-11 The Development Process of Science Teaching Material: Uncovering the Secrete Veil of Creative Material Y.Y. Cheng;H.H. Chuang;C.L. Yen

顯示項目 11-24 / 24 (共1頁)
1 
每頁顯示[10|25|50]項目