English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  52096417    在线人数 :  1066
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"h h chuang"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 11-20 / 24 (共3页)
<< < 1 2 3 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2018-09-10T08:18:41Z A novel ground resonator technique to reduce common-mode radiation on slot-crossing differential signals H. H. Chuang;T. L. Wu; H. H. Chuang; T. L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T08:18:41Z A new common-mode EMI suppression technique for GHz differential signals crossing slotted reference planes H.-H. Chuang;T.-L.Wu; H.-H. Chuang; T.-L.Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T08:18:40Z Overview of power integrity solutions on package and PCB: decoupling and EBG isolation T.-L. Wu;H.-H. Chuang;T.-K. Wang; T.-L. Wu; H.-H. Chuang; T.-K. Wang; Wu, Tzong-Lin
臺大學術典藏 2018-09-10T08:18:40Z Signal/Power integrity modeling of high-speed memory modules using chip-package-board co-analysis W.-D. Guo; Y.-H. Lin; H.-S. Chen; Y-C Lu; J. Hong; C.-H. Yu; A. Cheng; J. Chou; C.-J. Chang; J. Ku; T.-L. Wu; R.-B. Wu; H.-H. Chuang; YI-CHANG LU; TZONG-LIN WU; HSIN-SHU CHEN; RUEY-BEEI WU et al.
臺大學術典藏 2018-09-10T08:18:39Z A broadband chip-level power-bus model feasible for power integrity chip-package co-design in high-speed memory circuits H.-H. Chuang;C.-J. Hsu;J. Hong;C.-H. Yu;A. Cheng;J. Ku;T.-L. Wu; H.-H. Chuang; C.-J. Hsu; J. Hong; C.-H. Yu; A. Cheng; J. Ku; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:42:27Z Signal/power integrity design strategy for low-cost package of high-speed memory I/O interfaces H.-H. Chuang;C.-J. Hsu;M.-Z. Hong;D. Hsu;R. Huang;L.-C. Hsiao;T.-L. Wu; H.-H. Chuang; C.-J. Hsu; M.-Z. Hong; D. Hsu; R. Huang; L.-C. Hsiao; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:42:25Z Design and modeling of a stopband-enhanced EBG structure using ground surface perturbation lattice for power/ground noise suppression T.-K. Wang;C.-Y. Hsieh;H.-H. Chuang;T. L. Wu; T.-K. Wang; C.-Y. Hsieh; H.-H. Chuang; T. L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:08:57Z Power integrity chip-package-PCB co-Simulation for I/O interface of DDR3 high-speed memory H.-H. Chuang; S.-J. Wu; M.-Z. Hong; D. Hsu; R. Huang; T.-L. Wu; TZONG-LIN WU; H.-H. Chuang;S.-J. Wu;M.-Z. Hong;D. Hsu;R. Huang;T.-L. Wu
臺大學術典藏 2018-09-10T07:08:56Z A novel HU-shaped common-mode filter for GHz differential signals S.-J. Wu; H.-H. Chuang; T.-K. Wang; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T07:08:56Z A novel stopband-enhanced EBG planes using an embedded slow-wave structure C.-Y. Hsieh; H.-H. Chuang; T.-K. Wang; C.-C. Wang; H.-H. Cheng; Y.-S. Wu; C.-T. Chiu; C.-P. Hung; T.-L. Wu; TZONG-LIN WU

显示项目 11-20 / 24 (共3页)
<< < 1 2 3 > >>
每页显示[10|25|50]项目