|
English
|
正體中文
|
简体中文
|
Total items :2856628
|
|
Visitors :
53510872
Online Users :
1025
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"kao chi chou"
Showing items 1-9 of 9 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立成功大學 |
2013-06 |
IMPROVED TIME-MULTIPLEXED FPGA ARCHITECTURE AND ALGORITHM FOR MINIMIZING COMMUNICATION COST DESIGNS
|
Kao, Chi-Chou; Lai, Yen-Tai |
| 國立成功大學 |
2010 |
A Performance-Driven Rotational Invariant Image Retrieval System
|
Lai, Yen-Tai; Kao, Chi-Chou; Tai, Tzu-Chiang; Yeh, Andwen-Chun |
| 國立成功大學 |
2010 |
An Optimization Communication Cost Algorithm for Dynamically Reconfigurable FPGAs
|
Kao, Chi-Chou; Tai, Tzu-Chiang; Lai, Yen-Tai |
| 國立成功大學 |
2010 |
An Efficient Reflection Invariance Region-Based Image Retrieval Framework
|
Kao, Chi-Chou; Tai, Tzu-Chiang; Lin, Chia-Hui |
| 國立成功大學 |
2006-05 |
Unsupervised spatiotemporal segmentation algorithm for on-chip video systems
|
Kao, Chi-Chou; Chen, Chuen-Yau; Lai, Yen-Tai |
| 國立成功大學 |
2005-01 |
An efficient algorithm for finding the minimal-area FPGA technology mapping
|
Kao, Chi-Chou; Lai, Yen-Tai |
| 國立成功大學 |
2002-11-25 |
可規劃邏輯陣列之映射技術
|
高啟洲; Kao, Chi-Chou |
| 國立成功大學 |
2002-11 |
Technology mapping algorithm for heterogeneous field programmable gate arrays
|
Lai, Yen-Tai; Kao, Chi-Chou |
| 國立成功大學 |
2001-11 |
A routability driven technology mapping algorithm for LUT based FPGA designs
|
Kao, Chi-Chou; Lai, Yen-Tai |
Showing items 1-9 of 9 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
