|
English
|
正體中文
|
简体中文
|
2856655
|
|
???header.visitor??? :
53536046
???header.onlineuser??? :
1380
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"schwiegelshohn u"???jsp.browse.items-by-author.description???
Showing items 1-6 of 6 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 臺大學術典藏 |
2020-04-16T02:35:12Z |
Hybrid parallel circuit simulation approaches
|
Naroska, E.; Shang, R.-J.; Lai, F.; Schwiegelshohn, U.; FEI-PEI LAI |
| 臺大學術典藏 |
2020-04-16T02:35:11Z |
Multimedia ASIP SoC codesign based on multicriteria optimization
|
Jeng, I.-H.; Lai, F.; Naroska, E.; Schwiegelshohn, U.; FEI-PEI LAI |
| 國立臺灣科技大學 |
2006 |
Simultaneously optimizing crosstalk and power for instruction bus coupling capacitance using wire pairing
|
Naroska, E.;Ruan, S.-J.;Schwiegelshohn, U. |
| 國立臺灣科技大學 |
2005 |
Simultaneous wire permutation, inversion, and spacing with genetic algorithm for energy-efficient bus design
|
Shanq-Jang Ruan;Naroska, E.;Schwiegelshohn, U. |
| 國立臺灣科技大學 |
2005 |
Simultaneous wire permutation, inversion, and spacing with genetic algorithm for energy-efficient bus design
|
Ruan S.-J.; Naroska E.; Schwiegelshohn U. |
| 國立臺灣科技大學 |
2005 |
An efficient algorithm for simultaneous wire permutation, inversion, and spacing
|
Naroska E.; Ruan S.-J.; Schwiegelshohn U. |
Showing items 1-6 of 6 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
