English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52880923    ???header.onlineuser??? :  678
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"wang cheng yeh"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-16T06:15:56Z Pre-charge sample-and-hold circuit Wu, Jieh-Tsorng; Lee, Zwei-Mei; Wang, Cheng-Yeh
國立交通大學 2014-12-08T15:41:16Z Hierarchical Architecture for Network-on-Chip Platform Lin, Liang-Yu; Lin, Huang-Kai; Wang, Cheng-Yeh; Van, Lan-Da; Jou, Jing-Yang
國立交通大學 2014-12-08T15:25:28Z Communication-driven task binding for multiprocessor with latency insensitive Network-on-Chip Lin, Liang-Yu; Wang, Cheng-Yeh; Huang, Pao-Jui; Chou, Chih-Chieh; Jou, Jing-Yang
國立交通大學 2014-12-08T15:24:43Z A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background. calibration Lee, Zwei-Mei; Wang, Cheng-Yeh; Wu, Jieh-Tsorng
國立交通大學 2014-12-08T15:13:33Z Hybrid word-length optimization methods of pipelined FFT processors Wang, Cheng-Yeh; Kuo, Chih-Bin; Jou, Jing-Yang
國立交通大學 2014-12-08T15:05:23Z A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background calibration Lee, Zwei-Mei; Wang, Cheng-Yeh; Wu, Jieh-Tsorng
東海大學 1994 液晶高分子之流變光學研究 王承業; Wang, Cheng-Yeh

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page