|
English
|
正體中文
|
简体中文
|
Total items :2856565
|
|
Visitors :
53410070
Online Users :
694
Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Title
|
Showing items 557446-557455 of 2348973 (234898 Page(s) Totally) << < 55740 55741 55742 55743 55744 55745 55746 55747 55748 55749 > >> View [10|25|50] records per page
| 臺大學術典藏 |
2019-12-27T07:49:25Z |
Low interfacial trap density and sub-nm equivalent oxide thickness in In0.53Ga0.47As (001) metal-oxide-semiconductor devices using molecular beam deposited HfO2/Al2O3 as gate dielectrics
|
Chu, L.K.;Merckling, C.;Alian, A.;Dekoster, J.;Kwo, J.;Hong, M.;Caymax, M.;Heyns, M.; Chu, L.K.; Merckling, C.; Alian, A.; Dekoster, J.; Kwo, J.; Hong, M.; Caymax, M.; Heyns, M.; MINGHWEI HONG |
| 臺大學術典藏 |
2018-09-10T06:35:43Z |
Low Interference Topology in Multihop Wireless Sensor Networks
|
Kun-Da Wu; Wanjiun Liao; WANJIUN LIAO |
| 國立成功大學 |
2013-12 |
Low irradiance alters carbon metabolism and delays flower stalk development in two orchids
|
Wu, P. H.; Liu, C. H.; Tseng, K. M.; Liu, Y. C.; Chen, C. C.; Yang, P. P.; Huang, Y. X.; Chen, W. H.; Wang, H. L. |
| 臺大學術典藏 |
2018-09-10T04:59:17Z |
Low jitter and multi-rate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection
|
Hsiang-Hui Chang; Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU |
| 國立臺灣大學 |
2004 |
Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection
|
Chang, Hsiang-Hui; Yang, Rong-Jyi; Liu, Shen-Iuan |
| 國立臺灣大學 |
2003-06 |
Low jitter Butterworth delay-locked loops
|
Chang, Hsiang-Hui; Sun, Chih-Hao; Liu, Shen-Iuan |
| 國立高雄大學 |
2014-02-14 |
Low K晶圓的雷射開槽最佳參數研究
|
鄭夙棻 |
| 臺大學術典藏 |
2020-05-04T07:27:34Z |
Low latency and efficient packet scheduling for streaming applications.
|
Wu, Eric Hsiao-Kuang; Lai, Hsu-Te; Tsai, Meng-Feng; Chou, Cheng-Fu; CHENG-FU CHOU |
| 臺大學術典藏 |
2015-11 |
Low Latency Communication for Internet of Things
|
S.C. Hung; S.Y. Lien; K.C. Chen; KWANG-CHENG CHEN |
| 國立成功大學 |
2021 |
Low Latency Design of Polar Decoder for Flash Memory
|
Tseng, Y.-F.;Shieh, M.-D.;Kuo, C.-H. |
Showing items 557446-557455 of 2348973 (234898 Page(s) Totally) << < 55740 55741 55742 55743 55744 55745 55746 55747 55748 55749 > >> View [10|25|50] records per page
|