English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52238868    Online Users :  1078
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 91626-91650 of 2348487  (93940 Page(s) Totally)
<< < 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 > >>
View [10|25|50] records per page

Institution Date Title Author
大葉大學 2010-07-20 A 2D to 3D Conversion Scheme Based on Depth Cues Analysis for MPEG Videos Lin, Guo-Shiang;Yeh, Cheng-Ying;Chen, Wei-Chih;Lie, Wen-Nung
臺大學術典藏 2018-09-10T08:08:01Z A 2D-to-3D conversion system using edge information Cheng;C.-C.;Li;C.-T.;Chen;L.-G.; Cheng; C.-C.; Li; C.-T.; Chen; L.-G.; LIANG-GEE CHEN
國立交通大學 2019-04-03T06:48:03Z A 2D/3D Hybrid Integral Imaging Display by Using Fast Switchable Hexagonal Liquid Crystal Lens Array Lee, Hsin-Hsueh; Huang, Ping-Ju; Wu, Jui-Yi; Hsieh, Po-Yuan; Huang, Yi-Pai
國立臺灣科技大學 2013 A 2D/3D RFID static test system developed in a spherical near-field antenna measurement chamber Lee, Y.-H.;Tsai, M.-Y.;Yang, C.-F.;Lin, I.
國立臺灣科技大學 2015 A 2D/3D switchable autostereoscopic display system, an acousto-optic lens approach Chen, I.-J.;Tarn, C.-W.
大葉大學 2009-04-29 A 2D/3D Video Conversion Scheme Based on Multiple Depth Cue Analyses Lin, Guo-Shiang;Yeh, Cheng-Ying;Lie, Wen-Nung;Liu, Kai-Che;Chen, Wen-Chao
國立臺灣大學 2005-05 A 2Gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications Wey, I-Chyn; Chang, Lung-Hao; Chen, You-Gang; Chang, Shih-Hung; Wu, An-Yeu
臺大學術典藏 2018-09-10T05:24:14Z A 2gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications Wey, I.-C.; Chang, L.-H.; Chen, Y.-G.; Chang, S.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
國立中山大學 2004-08 A 2K/8K Dual-Mode FFT Processor for OFDM of DVB-T Receivers C.C. Wang;J.M. Huang;H.C. Cheng
國立中山大學 2005 A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers C.C. Wang;J.M. Huang;H.C. Cheng
國立中山大學 2005-02 A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers C.C. Wang;J.M. Huang;H.C. Cheng
中國醫藥大學 1994 A 2ND VARIATION OF THE ENERGY FUNCTIONAL - FRONTIER FUNCTIONS FOR RYDBERG ATOMS LIU, C; SU, DR
國立交通大學 2014-12-08T15:27:30Z A 2V 100MHz CMOS vector modulator Wu, JT; Chang, HD; Chen, PF
國立交通大學 2014-12-08T15:27:28Z A 2V 2GHz BJT variable-frequency oscillator Chen, WZ; Wu, JT
國立臺灣大學 1998-02 A 2V 7.2 Degree Jitter AM-Suppression CMOS Amplifier Using Current-Mode Hybrid Magnitude Control 汪重光; Huang, Kuang-Hu; Yang, Tang-Huei; Tien-Long Deng; Wang, Chorng-Kuang; Huang, Kuang-Hu; Yang, Tang-Huei; Tien-Long Deng
國立臺灣大學 1999-08 A 2V CMOS Dual-Bandwidth Fast Acquisition Automatic Gain Control Amplifier for Digital Cable Modem Huang, Kuang-Hu; Shiue, Muh-Tian; 汪重光; Huang, Kuang-Hu; Shiue, Muh-Tian; Wang, Chorng-Kuang
國立臺灣大學 1999-08 A 2V CMOS Programable Pipelined Digital Differential Matched Filter for DS-CDMA System Yen, Shyh-Hua; 汪重光; Yen, Shyh-Hua; Wang, Chorng-Kuang
國立臺灣大學 1999-08 A 2V CMOS Receiver RF Front-End for Personal Handy-Phone System Application Tang, Tang-Hui; Jaw-Shiun Wang; Huang, Po-Chiun; 汪重光; Tang, Tang-Hui; Jaw-Shiun Wang; Huang, Po-Chiun; Wang, C. K.
國立臺灣大學 2009-05 A 2x2 Mechanical Optical Switch With a Thin MEMS Mirror Fan, Kuang-Chao; Lin, Wu-Lang; Chiang, Li-Hung; Chen, Shou-Heng; Chung, Tien-Tung; Yang, Yao-Joe
臺大學術典藏 2021-11-25T04:06:58Z A 2x2 mechanical optical switch with a thin MEMS mirror K.-C. Fan; W.-L. Lin; L.-H. Chiang; S.-H. Chen; T.-T. Chung; Y.-J. Yang; YAO-JOE YANG
臺大學術典藏 2021-11-25T04:06:58Z A 2x2 Split Cross-bar Optical Switch Using a Hybrid Actuation Configuration B.-T. Liao; B.-T. Chia; S.-C. Shih; K.-C. Fan; Y.-J. Yang; YAO-JOE YANG
國立交通大學 2019-04-02T06:04:27Z A 2x2-16x16 Reconfigurable GGMD Processor for MIMO Communication Systems Chiang, Chih-Hsuan; Huang, Shuo-An; Chen, Chiao-En; Yang, Chia-Hsiang
臺大學術典藏 2020-06-11T07:06:06Z A 2x25Gb/s deserializer with 2:5 DMUX for 100Gb/s ethernet applications Wu, K.-C.;Lee, J.; Wu, K.-C.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T06:34:48Z A 2×25 Gb/s clock and data recovery with background amplitude-locked loop Kao, C.-K.;Fu, K.-L.;Liu, S.-I.; Kao, C.-K.; Fu, K.-L.; Liu, S.-I.; SHEN-IUAN LIU
國立成功大學 2021-07 A 3 mW 6-bit 4 GS/s Subranging ADC With Subrange-Dependent Embedded References Yang;Chung-Ming;Kuo;Tai-Haur

Showing items 91626-91650 of 2348487  (93940 Page(s) Totally)
<< < 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 > >>
View [10|25|50] records per page