English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52520849    Online Users :  1184
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 91986-91995 of 2348570  (234857 Page(s) Totally)
<< < 9194 9195 9196 9197 9198 9199 9200 9201 9202 9203 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣大學 2008 A 40-Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery Liao, Chih-Fan; Liu, Shen-Iuan
臺大學術典藏 2018-09-10T07:08:34Z A 40-Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery Chih-Fan Liao;Shen-Iuan Liu; Chih-Fan Liao; Shen-Iuan Liu; SHEN-IUAN LIU
國立交通大學 2014-12-08T15:21:11Z A 40-Gb/s OFDM PON System Based on 10-GHz EAM and 10-GHz Direct-Detection PIN Chen, Hsing-Yu; Wei, Chia Chien; Hsu, Dar-Zu; Yuang, Maria C.; Chen, Jyehong; Lin, Yu-Min; Tien, Po-Lung; Lee, Steven S. W.; Lin, Shih-Hsuan; Li, Wei-Yuan; Hsu, Chih-Hung; Shih, Ju-Lin
臺大學術典藏 2018-09-10T08:46:27Z A 40-GHz fast-locked all-digital phase-locked loop using a modified bang-bang algorithm Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
國立臺灣大學 2004-04 A 40-GHz Frequency Divider in 0.18-m CMOS Technology Lee, Jri; Razavi, Behzad
臺大學術典藏 2019-10-24T07:28:01Z A 40-GHz high linearity transmitter in 65-nm CMOS technology with 32-dBm OIP3 王暉;HUEI WANG;Huei Wang;Chun-Nien Chen;Yen-Ting Lin;Tai-Yu Kuo; Tai-Yu Kuo; Yen-Ting Lin; Chun-Nien Chen; Huei Wang; HUEI WANG; 王暉
臺大學術典藏 2019-10-24T07:28:01Z A 40-GHz high linearity transmitter in 65-nm CMOS technology with 32-dBm OIP3 王暉;HUEI WANG;Huei Wang;Chun-Nien Chen;Yen-Ting Lin;Tai-Yu Kuo; Tai-Yu Kuo; Yen-Ting Lin; Chun-Nien Chen; Huei Wang; HUEI WANG; 王暉
國立臺灣大學 2009 A 40-GHz low-noise amplifier with a positive-feedback network in 0.18-μm CMOS Hsieh, Hsieh-Hung; Lu, Liang-Hung
臺大學術典藏 2018-09-10T07:43:05Z A 40-GHz low-noise amplifier with a positive-feedback network in 0.18-μm CMOS H.-H. Hsieh;L.-H. Lu; H.-H. Hsieh; L.-H. Lu; LIANG-HUNG LU
臺大學術典藏 2009 A 40-GHz low-noise amplifier with a positive-feedback network in 0.18-μm CMOS Hsieh, H.-H.;Lu, L.-H.; Hsieh, H.-H.; Lu, L.-H.; LIANG-HUNG LU

Showing items 91986-91995 of 2348570  (234857 Page(s) Totally)
<< < 9194 9195 9196 9197 9198 9199 9200 9201 9202 9203 > >>
View [10|25|50] records per page