English  |  正體中文  |  简体中文  |  总笔数 :2856565  
造访人次 :  53385666    在线人数 :  1173
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 310726-310750 / 2348973 (共93959页)
<< < 12425 12426 12427 12428 12429 12430 12431 12432 12433 12434 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2018-09-10T09:25:10Z Design and Analysis for Reliable Broadcast Transmission in Energy Harvesting Networks Ching-Chun Kuan;Hung-Yu Wei; Ching-Chun Kuan; Hung-Yu Wei; HUNG-YU WEI
國家衛生研究院 2012-09 Design and analysis issues of multiregional clinical trials with different regional primary endpoints Tsou, HH;Tsong, Y;Chang, WJ;Dong, X;Hsiao, CF
國立政治大學 2010 Design and analysis of "flexible" k-out-of-n signatures Tso, Ray-Lin;Yi, X.;Ito, T.;Okamoto, T.;Okamoto, E.; 左瑞麟
國立彰化師範大學 2005 Design and Analysis of 1.3-μm AlGaInAs/InP MQW Layers Yen, Sheng-Horng; Yao, Ming-Wei; Horng, Syuan-Huei; Chen, Mei-Ling; Kuo, Yen-Kuang
臺大學術典藏 2018-09-10T15:23:20Z Design and Analysis of 24-GHz Active Isolator and Quasi-Circulator Jen-Feng Chang;Jui-Chih Kao;Yu-Hsuan Lin;Huei Wang; Jen-Feng Chang; Jui-Chih Kao; Yu-Hsuan Lin; Huei Wang; HUEI WANG
國立聯合大學 2008 Design and Analysis of 2D Codes with the Maximum Cross-Correlation Value of Two for Optical CDMA J.-H. Tien, G.-C. Yang, C.-Y. Chang and W. C. Kwong,
國立臺灣師範大學 2014-10-30T09:28:43Z Design and analysis of a 0.8-77.5-GHz ultra-broadband distributed drain mixer using 0.13-μm CMOS technology Hong-Yuan Yang; Jeng-Han Tsai; Chi-Hsueh Wang; Chin-Shen Lin; Wei-Heng Lin; Kun-You Lin; Tian-Wei Huang; Huei Wang
國立臺灣大學 2009 Design and Analysis of a 0.8-77.5-GHz Ultra-Broadband Distributed Drain Mixer Using 0.13-μm CMOS Technology Yang, Hong-Yuan; Tsai, Jeng-Han; Wang, Chi-Hsueh; Lin, Chin-Shen; Lin, Wei-Heng; Lin, Kun-You; Huang, Tian-Wei; Wang, Huei
臺大學術典藏 2020-06-11T06:31:46Z Design and analysis of a 0.877.5-GHz ultra-broadband distributed drain mixer using 0.13-μm CMOS technology Yang, H.-Y.;Tsai, J.-H.;Wang, C.-H.;Lin, C.-S.;Lin, W.-H.;Lin, K.-Y.;Huang, T.-W.;Wang, H.; Yang, H.-Y.; Tsai, J.-H.; Wang, C.-H.; Lin, C.-S.; Lin, W.-H.; Lin, K.-Y.; Huang, T.-W.; Wang, H.; TIAN-WEI HUANG
臺大學術典藏 2020-06-04T07:54:22Z Design and analysis of a 0.877.5-GHz ultra-broadband distributed drain mixer using 0.13-μm CMOS technology Yang, H.-Y.;Tsai, J.-H.;Wang, C.-H.;Lin, C.-S.;Lin, W.-H.;Lin, K.-Y.;Huang, T.-W.;Wang, H.; Yang, H.-Y.; Tsai, J.-H.; Wang, C.-H.; Lin, C.-S.; Lin, W.-H.; Lin, K.-Y.; Huang, T.-W.; Wang, H.; HUEI WANG
臺大學術典藏 2020-06-11T06:25:37Z Design and analysis of a 0.877.5-GHz ultra-broadband distributed drain mixer using 0.13-μm CMOS technology Yang, H.-Y.;Tsai, J.-H.;Wang, C.-H.;Lin, C.-S.;Lin, W.-H.;Lin, K.-Y.;Huang, T.-W.;Wang, H.; Yang, H.-Y.; Tsai, J.-H.; Wang, C.-H.; Lin, C.-S.; Lin, W.-H.; Lin, K.-Y.; Huang, T.-W.; Wang, H.; KUN-YOU LIN
元智大學 2009-03 Design and analysis of a 0.877.5-GHz ultra-broadband distributed drain mixer using 0.13-弮m CMOS technology 蔡政翰; Hong-Yuan Yang; Chi-Hsueh Wang; Chin-Shen Lin; Wei-Heng Lin; Kun-You Lin; Tian-Wei Huang; Huei Wang
國立臺灣大學 2009 Design and Analysis of a 0.8–77.5-GHz Ultra-Broadband Distributed Drain Mixer Using 0.13-$mu$m CMOS Technology Yang, Hong-Yuan; Tsai, Jeng-Han; Wang, Chi-Hsueh; Lin, Chin-Shen; Lin, Wei-Heng; Lin, Kun-You; Huang, Tian-Wei; Yang, Huei Hong-Yuan; Tsai, Jeng-Han; Wang, Chi-Hsueh; Lin, Chin-Shen; Lin, Wei-Heng; Lin, Kun-You; Huang, Tian-Wei; Wang, Huei
國立臺灣大學 1999 Design and Analysis of a 2-D Eigenspace-Based Interference Canceller Lee, Cheng-Chou; Lee, Ju-Hong
臺大學術典藏 2018-09-10T07:41:31Z Design and Analysis of a 2-D Eigenspace-Based Interference Canceller C.-C. Lee; Ju-Hong Lee; JU-HONG LEE
國立交通大學 2017-04-21T06:48:52Z Design and Analysis of a 2-DOF Planar Nano-positioner with Low Parasitic Rotation Lin, Hung-Ruei; Hung, Shao-Kang; Cheng, Chiao-Hua
國立臺灣大學 2005-06 Design and analysis of a 20-GHz clock multiplication unit in 0.18-/spl mu/m CMOS technology Lee, Jri; Wu, Shanghann
臺大學術典藏 2018-09-10T05:29:28Z Design and Analysis of a 20-GHz Clock Multiplication Unit in 0.18-μm CMOS Technology Jri Lee; Shanghann Wu; JRI LEE
國立暨南國際大學 2012 Design and Analysis of a 21-29-GHz Ultra-Wideband Receiver Front-End in 0.18-mu m CMOS Technology Huang, SL; Huang, SL
國立暨南國際大學 2012 Design and Analysis of a 21-29-GHz Ultra-Wideband Receiver Front-End in 0.18-mu m CMOS Technology 李仁豪?; Lee, JH
國立暨南國際大學 2012 Design and Analysis of a 21-29-GHz Ultra-Wideband Receiver Front-End in 0.18-mu m CMOS Technology 林佑昇; Lin, YS
國立暨南國際大學 2012 Design and Analysis of a 21-29-GHz Ultra-Wideband Receiver Front-End in 0.18-mu m CMOS Technology Wang, CC; Wang, CC
國立暨南國際大學 2012 Design and Analysis of a 21-29-GHz Ultra-Wideband Receiver Front-End in 0.18-mu m CMOS Technology Wang, CH; Wang, CH
國立臺灣師範大學 2014-10-30T09:28:45Z Design and analysis of a 44-GHz MMIC low-loss built-in linearizer for high-linearity medium power amplifiers Jeng-Han Tsai; Hong-Yeh Chang; Pei-Si Wu; Yi-Lin. Lee; Tian-Wei Huang; Huei Wang
國立臺灣大學 2006 Design and Analysis of a 44-GHz MMIC Low-loss Built-in Linearizer for High-Linearity Medium Power Amplifiers Tsai, Jeng-Han; Chang, Hong-Yeh; Wu, Pei-Si; Lee, Yi-Lin; Huang, Tian-Wei; Wang, Huei

显示项目 310726-310750 / 2348973 (共93959页)
<< < 12425 12426 12427 12428 12429 12430 12431 12432 12433 12434 > >>
每页显示[10|25|50]项目