|
显示项目 397566-397590 / 2348971 (共93959页)
<< < 15898 15899 15900 15901 15902 15903 15904 15905 15906 15907 > >>
每页显示[10|25|50]项目
| 國立交通大學 |
2014-12-08T15:26:38Z |
ESD protection circuits with novel MOS-bounded diode structures
|
Ker, MD; Chuang, CH |
| 國立交通大學 |
2014-12-08T15:18:29Z |
ESD protection design for 1-to 10-GHz distributed amplifier in CMOS technology
|
Ker, MD; Hsiao, YW; Kuo, BJ |
| 國立交通大學 |
2014-12-08T15:22:52Z |
ESD Protection Design for 60-GHz LNA With Inductor-Triggered SCR in 65-nm CMOS Process
|
Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:26:31Z |
ESD protection design for 900-MHz RF receiver with 8-kV HBM ESD robustness
|
Ker, MD; Lo, WY; Lee, CM; Chen, CP; Kao, HS |
| 國立交通大學 |
2014-12-08T15:26:31Z |
ESD protection design for 900-MHz RF receiver with 8-kV HBM ESD robustness
|
Ker, MD; Lo, WY; Lee, CM; Chen, CP; Kao, HS |
| 國立臺灣師範大學 |
2019-09-03T10:46:07Z |
ESD Protection Design for Broadband Circuits
|
賴玉瑄; Lai, Yu-Hsuan |
| 國立交通大學 |
2014-12-08T15:25:47Z |
ESD protection design for broadband RF circuits with decreasing-size distributed protection scheme
|
Ker, MD; Kuo, BJ |
| 國立交通大學 |
2014-12-08T15:25:00Z |
ESD protection design for CMOS integrated circuits with mixed-voltage I/O interfaces
|
Chang, Wei-Jen; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:42:19Z |
ESD protection design for CMOS RF integrated circuits using polysilicon diodes
|
Ker, MD; Chang, CY |
| 國立交通大學 |
2014-12-08T15:46:07Z |
ESD protection design for fully integrated CMOS RF power amplifiers with waffle-structured SCR
|
Ker, Ming-Dou; Lin, Chun-Yu; Meng, Guo-Xuan |
| 國立交通大學 |
2014-12-08T15:10:12Z |
ESD protection design for giga-Hz high-speed I/O interfaces in a 130-nm CMOS process
|
Hsiao, Yuan-Wen; Ker, Ming-Dou; Chiu, Po-Yen; Huang, Chun; Tseng, Yuh-Kuang |
| 國立交通大學 |
2017-04-21T06:49:29Z |
ESD Protection Design for Gigahertz Differential LNA in a 65-nm CMOS Process
|
Lin, Chun-Yu; Fan, Mei-Lian; Fu, Wei-Hao |
| 國立交通大學 |
2018-08-21T05:56:49Z |
ESD Protection Design for High-Speed Applications in CMOS Technology
|
Chen, Jie-Ting; Lin, Chun-Yu; Chang, Rong-Kun; Ker, Ming-Dou; Tzeng, Tzu-Chien; Lin, Tzu-Chiang |
| 國立交通大學 |
2014-12-08T15:18:07Z |
ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology
|
Ker, MD; Lin, KH |
| 國立交通大學 |
2014-12-08T15:36:14Z |
ESD protection design for mixed-voltage I/O buffer with substrate-triggered circuit
|
Ker, MD; Hsu, HC |
| 國立交通大學 |
2014-12-08T15:26:34Z |
ESD protection design for mixed-voltage I/O circuit with substrate-triggered technique in sub-quarter-micron CMOS process
|
Ker, MD; Chuang, CH; Hsu, KC; Lo, WY |
| 國立交通大學 |
2014-12-08T15:25:20Z |
ESD protection design for mixed-voltage I/O interfaces - Overview
|
Ker, Ming-Dou; Lin, Kun-Hsien |
| 國立交通大學 |
2014-12-08T15:26:14Z |
ESD protection design for mixed-voltage-tolerant I/O buffers with substrate-triggered technique
|
Ker, MD; Hsu, HC |
| 國立交通大學 |
2015-07-21T08:31:29Z |
ESD Protection Design for Radio-Frequency Integrated Circuits in Nanoscale CMOS Technology
|
Lin, Chun-Yu; Chu, Li-Wei; Tsai, Shiang-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Wei, Yu-Lin; Chang, Tzu-Heng |
| 國立交通大學 |
2017-04-21T06:56:36Z |
ESD Protection Design for Touch Panel Control IC Against Latchup-Like Failure Induced by System-Level ESD Test
|
Ker, Ming-Dou; Chiu, Po-Yen; Shieh, Wuu-Trong; Wang, Chun-Chi |
| 國立交通大學 |
2017-04-21T06:48:45Z |
ESD Protection Design for Wideband RF Applications in 65-nm CMOS Process
|
Chu, Li-Wei; Lin, Chun-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Tseng, Jen-Chou; Jou, Chewn-Pu; Tsai, Ming-Hsien |
| 國立交通大學 |
2019-10-05T00:09:47Z |
ESD Protection Design of High-Linearity SPDT CMOS T/R Switch for Cellular Applications
|
Hung, Tao-Yi; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:18:35Z |
ESD protection design of low-voltage-triggered p-n-p devices and their failure modes in mixed-voltage I/O interfaces with signal levels higher than VDD and lower than VSS
|
Ker, MD; Chang, WJ |
| 國立交通大學 |
2014-12-08T15:44:57Z |
ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications
|
Ker, MD; Chen, TY; Wu, CY; Chang, HH |
| 國立交通大學 |
2018-08-21T05:57:09Z |
ESD Protection Design on T/R Switch with Embedded SCR in CMOS Process
|
Hung, Tao-Yi; Ker, Ming-Dou |
显示项目 397566-397590 / 2348971 (共93959页)
<< < 15898 15899 15900 15901 15902 15903 15904 15905 15906 15907 > >>
每页显示[10|25|50]项目
|
