|
English
|
正體中文
|
简体中文
|
總筆數 :2856565
|
|
造訪人次 :
53419285
線上人數 :
674
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 310761-310770 / 2348973 (共234898頁)
<< < 31072 31073 31074 31075 31076 31077 31078 31079 31080 31081 > >>
每頁顯示[10|25|50]項目
| 國立臺灣大學 |
2002 |
Design and Analysis of a Backbone Architecture with TDMA Mechanism for IP Optical Networking
|
Chang, Chi-Yuan; Kuo, Sy-Yen |
| 臺大學術典藏 |
2020-01-13T08:20:59Z |
Design and analysis of a chaotic micromixer with vortices modulation
|
JING-TANG YANG;Yang, J.T.;Tung, K.Y.; Tung, K.Y.; Yang, J.T.; JING-TANG YANG |
| 國立交通大學 |
2014-12-08T15:06:44Z |
Design and Analysis of a CMOS Ratio-Memory Cellular Nonlinear Network (RMCNN) Requiring No Elapsed Time
|
Wu, Chung-Yu; Chen, Sheng-Hao; Wu, Yu |
| 國立交通大學 |
2014-12-08T15:07:32Z |
Design and analysis of a conceptual wavelength-division multiplexing optical network based on self-similarity
|
Kuo, Shu-Tsung; Kao, Ming-Seng |
| 元智大學 |
2005-11 |
Design and Analysis of a DCO with a Fast Synthesis Speed and a Large Output Range
|
趙燿庚; Chih-Chung Chang; Jeng-Fan Chen |
| 元智大學 |
2005-11 |
Design and Analysis of a DCO with a Fast Synthesis Speed and a Large Output Range
|
趙燿庚; Chih-Chung Chang; Jeng-Fan Chen |
| 元智大學 |
2005-11 |
Design and Analysis of a DCO with a Fast Synthesis Speed and a Large Output Range
|
趙燿庚; Chih-Chung Chang; Jeng-Fan Chen |
| 元智大學 |
Apr-23 |
Design and Analysis of a Dual Clock Edge-triggered Divide-by-four Divider
|
Yue-Fang Kuo; Ming-Hsien Yang; Chien-Kuo Liu |
| 南台科技大學 |
1989-03 |
Design and Analysis of a Dual-cavity Coat-hanger Die
|
李國陽; Lee; K. Y. and Liu; T. J. |
| 國立臺灣大學 |
1997-04 |
Design and analysis of a dynamic scheduler for a flexible assembly system
|
Huang, Tz-Shian; Fu, Li-Chen; Chen, Yung-Yu |
顯示項目 310761-310770 / 2348973 (共234898頁)
<< < 31072 31073 31074 31075 31076 31077 31078 31079 31080 31081 > >>
每頁顯示[10|25|50]項目
|
