English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  52513650    線上人數 :  795
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 445651-445675 / 2348570 (共93943頁)
<< < 17822 17823 17824 17825 17826 17827 17828 17829 17830 17831 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立交通大學 2014-12-08T15:37:53Z Gate Direct Tunneling Current in Uniaxially Compressive Strained nMOSFETs: A Sensitive Measure of Electron Piezo Effective Mass Lee, Wei-Han; Chen, Ming-Jer
臺大學術典藏 2018-09-10T06:37:17Z Gate Drive for GTO Devices S. Chin;D. Y. Chen; S. Chin; D. Y. Chen; DAN CHEN
國立成功大學 2017-08 Gate Driver Based on a-Si:H Thin-Film Transistors With Two-Step-Bootstrapping Structure for High-Resolution and High-Frame-Rate Displays Lin;Chih-Lung;Chen;Fu-Hsing;Wang;Ming-Xun;Lai;Po-Cheng;Tseng;Chin-Hsien
國立成功大學 2016-11 Gate Driver Circuit Using Pre-Charge Structure and Time-Division Multiplexing Driving Scheme for Active-Matrix LCDs Integrated with In-Cell Touch Structures Lin, Chih-Lung; Deng, Ming-Yang; Wu, Chia-En; Chen, Po-Syun; Wang, Ming-Xun
國立成功大學 2017 Gate driver circuit with fast-falling structure for high-resolution applications Tseng, C.-H.;Chen, F.-H.;Lai, P.-C.;Lin, C.-L.
國立成功大學 2023 Gate Driver Design and Device Characterization for 3.3 kV SiC MOSFET Modules Gutierrez, B.;Hou, Z.;Jiao, D.;Hsieh, Hsieh H.-C.;Chen, X.;Liao, H.;Lai, J.-S.;Yu, M.-H.;Chen, K.-W.
國立交通大學 2018-03-01 GATE DRIVING CIRCUIT Yu-Fan Tu; Guang-Ting Zheng; Po-Tsun Liu; Wen-Che Wang; Yuan-Hao Chang; Chi-Liang Kuo; Wen-Chuan Wang; Han-Lung Liu; Wei-Lien Sung
國立暨南國際大學 2013 Gate field induced ordered electric dipoles in a polymer dielectric for low-voltage operating organic thin-film transistors Chen, JH
國立成功大學 2013 Gate field induced ordered electric dipoles in a polymer dielectric for low-voltage operating organic thin-film transistors Chou, Wei-Yang; Ho, Tsung-Yeh; Cheng, Horng-Long; Tang, Fu-Ching; Chen, Jiann Heng; Wang, Yu-Wu
國立成功大學 2016-02 Gate Insulator Morphology-Dependent Reliability in Organic Thin-Film Transistors Chen, Hua-Mao; Chang, Ting-Chang; Tai, Ya-Hsiang; Chiang, Hsiao-Cheng; Liu, Kuan-Hsien; Chen, Min-Chen; Huang, Cheng-Chieh; Lee, Chao-Kuei
國立交通大學 2017-04-21T06:55:43Z Gate Insulator Morphology-Dependent Reliability in Organic Thin-Film Transistors Chen, Hua-Mao; Chang, Ting-Chang; Tai, Ya-Hsiang; Chiang, Hsiao-Cheng; Liu, Kuan-Hsien; Chen, Min-Chen; Huang, Cheng-Chieh; Lee, Chao-Kuei
臺大學術典藏 2018-09-10T04:28:26Z Gate leakage suppression and contact engineering in nitride heterostructures Wu, YR; Singh, M; Singh, J; YUH-RENN WU
臺大學術典藏 2018-09-10T04:59:04Z Gate Misalignment Effect Related Capacitance Behavior of a 100nm DG FD SOI NMOS Device with n+/p+ Poly Top/Bottom Gate C. H. Hsu; C. P. Yang; JAMES-B KUO; J. B. Kuo
國立成功大學 2020 Gate operation for habitat-oriented water management at Budai Salt Pan Wetland in Taiwan Wang, H.-W.;Kuo, P.-H.;Dodd, A.E.
國立交通大學 2014-12-16T06:14:04Z Gate oxide breakdown-withstanding power switch structure Yang Hao-I; Chuang Ching-Te; Hwang Wei
國立交通大學 2014-12-16T06:15:14Z GATE OXIDE BREAKDOWN-WITHSTANDING POWER SWITCH STRUCTURE YANG Hao-I; Chuang Ching-Te; Hwang Wei
國立交通大學 2014-12-08T15:45:36Z Gate oxide integrity of thermal oxide grown on high temperature formed Si0.3Ge0.7 Wu, YH; Chin, A
國立臺灣大學 2010 Gate oxide wear out using novel polysilazane-base inorganic as nano-scaling shallow trench filling Ho, Ching Yuan; Shih, Kai-Yao; He, Jr Hau
中原大學 2010-04 Gate Oxide Weat out Using Novel Polysilazane-base Inorganic as Nano-scaling Shallow Trench Filling Ching Yuan. Ho;Kai-Yao.Shih ; jr Hau He,
國立交通大學 2014-12-08T15:27:45Z Gate oxynitride grown in N2O and annealed in no using rapid thermal processing Sun, SC; Chen, CH; Lou, JC; Yen, LW; Lin, CJ
國立交通大學 2014-12-08T15:36:34Z Gate Recessed Quasi-Normally OFF Al2O3/AlGaN/GaN MIS-HEMT With Low Threshold Voltage Hysteresis Using PEALD AlN Interfacial Passivation Layer Hsieh, Ting-En; Chang, Edward Yi; Song, Yi-Zuo; Lin, Yueh-Chin; Wang, Huan-Chung; Liu, Shin-Chien; Salahuddin, Sayeef; Hu, Chenming Calvin
國立交通大學 2019-04-02T06:00:51Z Gate Recessed Quasi-Normally OFF Al2O3/AlGaN/GaN MIS-HEMT With Low Threshold Voltage Hysteresis Using PEALD AlN Interfacial Passivation Layer Hsieh, Ting-En; Chang, Edward Yi; Song, Yi-Zuo; Lin, Yueh-Chin; Wang, Huan-Chung; Liu, Shin-Chien; Salahuddin, Sayeef; Hu, Chenming Calvin
國立交通大學 2015-12-04T07:03:12Z GATE STRUCTURE CHANG Yi; KUO Chien-I; HSU Heng-Tung
國立成功大學 2017 Gate structure engineering for enhancement-mode AlGaN/GaN MOSHEMT Liu, H.-Y.;Lee, C.-S.;Lin, C.-W.;Chiang, M.-H.;Hsu, W.-C.
國立交通大學 2014-12-16T06:16:19Z Gate structure of metal oxide semiconductor field effect transistor Bing-Yue, Tsui; Chih-Feng, Huang

顯示項目 445651-445675 / 2348570 (共93943頁)
<< < 17822 17823 17824 17825 17826 17827 17828 17829 17830 17831 > >>
每頁顯示[10|25|50]項目