|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
53348514
線上人數 :
601
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 557696-557705 / 2348971 (共234898頁)
<< < 55765 55766 55767 55768 55769 55770 55771 55772 55773 55774 > >>
每頁顯示[10|25|50]項目
| 淡江大學 |
2005-07-01 |
Low power sigma-delta modulator with dynamic biasing for voice band applications
|
Chiang, Jen-shiun; Wu, Chun-cheng; Chen, Hsin-liang; Li, Yi-tsung |
| 臺大學術典藏 |
2018-09-10T08:47:32Z |
Low Power SRAM Cell
|
Feipei Lai; Feipei Lai; FEI-PEI LAI |
| 國立交通大學 |
2014-12-16T06:13:54Z |
Low power static random access memory
|
Chuang Ching-Te; Yang Hao-I; Hsia Mao-Chih; Hwang Wei; Chen Chia-Cheng; Shih Wei-Chiang |
| 國立交通大學 |
2014-12-16T06:15:18Z |
LOW POWER STATIC RANDOM ACCESS MEMORY
|
Chuang Ching-Te; Yang Hao-I; Hsia Mao-Chih; Hwang Wei; Chen Chia-Cheng; Shih Wei-Chiang |
| 臺大學術典藏 |
2018-09-10T07:26:44Z |
Low power strategy about correlator array for CDMA baseband processor
|
Ku, Chung-Wei; Kuo, Fu-Yen; Chen, Chi-Kuang; Chen, Liang-Gee; LIANG-GEE CHEN |
| 國立中山大學 |
1997-07 |
Low power technology mapping by hiding high-transition paths in invisible edges for LUT-based FPGAs
|
C.C. Wang;C.P. Kwan |
| 元智大學 |
2016-08-25 |
Low power through body biasing to realize a 3.9-mW CMOS inductorless LNA for LoRa applications
|
Yu-Chu Yang; Jeng-Rern Yang |
| 元智大學 |
2016-08-25 |
Low power through body biasing to realize a 3.9-mW CMOS inductorless LNA for LoRa applications
|
Yu-Chu Yang; Jeng-Rern Yang |
| 國立臺灣科技大學 |
2017 |
Low power transformer coupled VCO for wearable sensor applications
|
Lai, W.-C.;Jang, S.-L.;Ciou, Y.-L.;Lee, H.-C.;Su, Y.-J. |
| 元智大學 |
Aug-16 |
Low power up-conversion mixer with gain control function
|
Jhen-Ji Wang; Chen D.-Y.; San-Fu Wang; Rong-Shan Wei; Ching-Yung Hsueh |
顯示項目 557696-557705 / 2348971 (共234898頁)
<< < 55765 55766 55767 55768 55769 55770 55771 55772 55773 55774 > >>
每頁顯示[10|25|50]項目
|
