|
English
|
正體中文
|
简体中文
|
總筆數 :2856565
|
|
造訪人次 :
53408535
線上人數 :
761
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 558876-558885 / 2348973 (共234898頁)
<< < 55883 55884 55885 55886 55887 55888 55889 55890 55891 55892 > >>
每頁顯示[10|25|50]項目
| 元智大學 |
2017-06-29 |
Low-Power CMOS LNA 900-MHz LoRa Application Through Parallel-RC Feedback
|
Cheng-Shian Shiau; Jeng-Rern Yang |
| 元智大學 |
2017-06-29 |
Low-Power CMOS LNA 900-MHz LoRa Application Through Parallel-RC Feedback
|
Cheng-Shian Shiau; Jeng-Rern Yang |
| 國立交通大學 |
2016-03-28T00:04:07Z |
Low-power CMOS voltage-controlled oscillator with voltage-controlled inductor for V-band wireless personal area network communication systems
|
Huang, Zhe-Yang; Chen, Chun-Chieh; Hung, Chung-Chih |
| 國立成功大學 |
2012-06 |
Low-power context-based adaptive binary arithmetic encoder using an embedded cache
|
Lei, S. -F.; Lo, C. -C.; Kuo, C. -C.; Shieh, M. -D. |
| 國立交通大學 |
2014-12-08T15:25:28Z |
Low-power data address bus encoding method
|
Weng, TH; Chiao, WH; Shann, JJJ; Chung, CP; Lu, J |
| 臺大學術典藏 |
2018-09-10T06:38:17Z |
Low-power delay buffer circuit
|
T. D. Chiueh; P. C. Hsieh; TZI-DAR CHIUEH |
| 國立中山大學 |
1997 |
Low-Power Design for Real-Time Systems
|
Sheng-Tzong Cheng;Chia-Mei Chen;Jing-Wen Hwang |
| 臺大學術典藏 |
2018-09-10T05:59:23Z |
Low-power design methodology for DSP systems using multirate approach
|
Wu, An-Yeu; Ray Liu, K.J.; Zhang, Zhongying; Nakajima, Kazuo; Raghupathy, Arun; AN-YEU(ANDY) WU; Wu, An-Yeu;Ray Liu, K.J.;Zhang, Zhongying;Nakajima, Kazuo;Raghupathy, Arun |
| 國立交通大學 |
2015-07-21T11:21:11Z |
Low-Power Displays With Dye-Doped Bistable Chiral-Tilted Homeotropic Nematic Liquid Crystals
|
Lee, Yun-Han; Huang, Kuan-Chung; Lee, Wei; Chen, Chao-Yuan |
| 國立臺灣科技大學 |
2009-02 |
Low-power divide-by-3 injection-locked frequency dividers implemented with injection transformers
|
Jang, S.L.;Chang, C.W.;Cheng, W.C.;Lee, C.F.;Juang, M.H. |
顯示項目 558876-558885 / 2348973 (共234898頁)
<< < 55883 55884 55885 55886 55887 55888 55889 55890 55891 55892 > >>
每頁顯示[10|25|50]項目
|
