|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52258631
線上人數 :
980
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 91276-91285 / 2348487 (共234849頁)
<< < 9123 9124 9125 9126 9127 9128 9129 9130 9131 9132 > >>
每頁顯示[10|25|50]項目
| 中原大學 |
2010-03-10 |
A 2 MHz Wireless CMOS Transceiver for Implantable Biosignal Sensing Systems
|
Alfonso Cesar B. Albason; Danny Wen-Yaw Chung; Shyh-Liang Lou |
| 中原大學 |
2010-03-10 |
A 2 MHz Wireless CMOS Transceiver for Implantable Biosignal Sensing Systems
|
Alfonso Cesar B. Albason; Danny Wen-Yaw Chung; Shyh-Liang Lou |
| 國立暨南國際大學 |
2009 |
A 2 mW, 55.8-GHz CMOS INJECTION-LOCKED FREQUENCY DIVIDER WITH 7.1-GHz LOCKING RANGE
|
陳世璋?; Chen, CZ |
| 國立暨南國際大學 |
2009 |
A 2 mW, 55.8-GHz CMOS INJECTION-LOCKED FREQUENCY DIVIDER WITH 7.1-GHz LOCKING RANGE
|
徐偉倫?; Hsu, WL |
| 國立暨南國際大學 |
2009 |
A 2 mW, 55.8-GHz CMOS INJECTION-LOCKED FREQUENCY DIVIDER WITH 7.1-GHz LOCKING RANGE
|
林佑昇?; Lin, YS |
| 臺大學術典藏 |
2000-08 |
A 2 V clock synchronizer using digital delay-locked loop
|
Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan; Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan |
| 國立臺灣大學 |
2000-08 |
A 2 V clock synchronizer using digital delay-locked loop
|
Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan |
| 國立臺灣大學 |
1999-08 |
A 2 V CMOS programmable pipelined digital differential matched filter for DS-CDMA system
|
Yen, She-Hwa; Wang, Chorng-Kuang |
| 國立臺灣大學 |
2010 |
A 2 x 2 Split Cross-Bar Optical Switch Using a Hybrid Actuation Configuration
|
Liao, Bo-Ting; Chia, Bonnie Tingting; Shih, Sun-Chih; Fan, Kuang-Chao; Yang, Yao-Joe Joseph |
| 國立交通大學 |
2017-04-21T06:49:42Z |
A 2 x 20-Gb/s, 1.2-pJ/bit, Time-Interleaved Optical Receiver in 40-nm CMOS
|
Huang, Shih-Hao; Hung, Zheng-Hao; Chen, Wei-Zen |
顯示項目 91276-91285 / 2348487 (共234849頁)
<< < 9123 9124 9125 9126 9127 9128 9129 9130 9131 9132 > >>
每頁顯示[10|25|50]項目
|
