|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52248533
線上人數 :
1079
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 916681-916690 / 2348487 (共234849頁)
<< < 91664 91665 91666 91667 91668 91669 91670 91671 91672 91673 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2017-04-21T06:49:35Z |
VLSI Architecture of Leading Eigenvector Generation for On-chip Principal Component Analysis Spike Sorting System
|
Chen, Tung-Chien; Liu, Wentai; Chen, Liang-Gee |
| 淡江大學 |
2005 |
VLSI architecture of low memory and high speed 2D lifting-based discrete wavelet transform for JPEG2000 applications
|
Chiang, Jen-Shiun; Hsia, Chih-Hsien; Chen, Hsin-Jung; Lo, Te-Jung |
| 義守大學 |
2003-10 |
VLSI architecture of modified Euclidean algorithm for Reed-Solomon code
|
Y.W. Chang;T.K. Truong;J.H. Jeng |
| 國立成功大學 |
2020 |
VLSI architecture of polynomial multiplication for BGV fully homomorphic encryption
|
Hsu, Hsu H.-J.;Shieh, M.-D. |
| 國立成功大學 |
2022 |
VLSI Architecture of S-Box With High Area Efficiency Based on Composite Field Arithmetic
|
Teng;You-Tun;Chin;Wen-Long;Chang;Deng-Kai;Chen;Pei-Yin;Chen;Pin-Wei |
| 中華大學 |
2006 |
VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2006 |
VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters
|
謝曜式; Shieh, Yaw-Shih |
| 中原大學 |
2001-10-11 |
VLSI CAD中一些最佳化問題之研究
|
林佑政; Yu-Chung Lin |
| 中原大學 |
1989 |
VLSI CAD數位語音系統之設計
|
王如生; WANG, RU-SHENG |
| 國立交通大學 |
2014-12-08T15:03:00Z |
VLSI cell placement on arbitrarily-shaped rectilinear regions using neural networks with calibration nodes
|
Chang, RI; Hsiao, PY |
顯示項目 916681-916690 / 2348487 (共234849頁)
<< < 91664 91665 91666 91667 91668 91669 91670 91671 91672 91673 > >>
每頁顯示[10|25|50]項目
|
