| 國立成功大學 |
2021-03 |
Area Efficient High-Performance Digitally Controlled Power Management Unit
|
Liu;Chih-Wei;Chang-Chien;Le-Ren |
| 建國科技大學 |
2008-12 |
Area Efficient Programmable Self Check Reed Solomon Encoder by Using Constant Finite Field Multiplier
|
吳章銘, ;Wu, Chang-Ming; 陳源彬, ;Chen, Yuan Been; 羅峻旗, ;Lo, Chun-Chi |
| 國立臺灣師範大學 |
2014-10-30T09:28:22Z |
Area measurement system using a single camera
|
C.-C. Chen; T.-H. Wang; M.-C. Lu; W.-Y. Wang |
| 國立交通大學 |
2017-04-21T06:55:43Z |
Area Minimization Synthesis for Reconfigurable Single-Electron Transistor Arrays with Fabrication Constraints
|
Chen, Yi-Hang; Chen, Jian-Yu; Huang, Juinn-Dar |
| 國立交通大學 |
2015-07-21T08:31:16Z |
Area Minimization Synthesis for Reconfigurable Single-Electron Transistor Arrays with Fabrication Constraints
|
Chen, Yi-Hang; Chen, Jian-Yu; Huang, Juinn-Dar |
| 國立臺灣科技大學 |
2003 |
Area scoped LSP restoration for MPLS with differentiated resilience QoS
|
Yuh-Wen Yang;Ferng, Huei-Wen |
| 國立交通大學 |
2018-08-21T05:56:47Z |
Area Spectral Efficiency for Cellular Networks with Small Reuse Distance: An Algebraic Approach
|
Hou, Hsin-An; Wang, Li-Chun |
| 國立勤益科技大學 |
2012-05 |
Area temperature system monitoring and computing based on adaptive fuzzy logic in wireless sensor networks
|
宋文財 |
| 臺大學術典藏 |
2003-07-31 |
Area, Delay, Power , and Noise Optimization for Transmission Lines
|
張耀文; 張耀文 |
| 臺大學術典藏 |
2004-07-31 |
Area, Delay, Power, and Noise Optimization for Transmission Lines
|
張耀文; 張耀文 |
| 中華大學 |
2005 |
Area, Power and Throughput Trade-Offs for 2-D Inverse Discrete Wavelet Transform Architectures Using Direct Form
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
Area, Power and Throughput Trade-Offs for 2-D Inverse Discrete Wavelet Transform Architectures Using Direct Form
|
謝曜式; Shieh, Yaw-Shih |
| 中華大學 |
2005 |
Area, Power and Throughput Trade-Offs for 2-D Inverse Discrete Wavelet Transform Architectures Using Direct Form
|
林國珍; Lin, Kuo-Jen |
| 中華大學 |
2005 |
Area, Power and Throughput Trade-Offs in the Design of Pipelined 2-D Discrete Wavelet Transform Architectures Using Direct Cascading Form
|
林國珍; Lin, Kuo-Jen |
| 中華大學 |
2005 |
Area, Power and Throughput Trade-Offs in the Design of Pipelined 2-D Discrete Wavelet Transform Architectures Using Direct Cascading Form
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
Area, Power and Throughput Trade-Offs in the Design of Pipelined 2-D Discrete Wavelet Transform Architectures Using Direct Cascading Form
|
謝曜式; Shieh, Yaw-Shih |
| 國立臺灣科技大學 |
2014 |
Area- and power-efficient DC-DC converter with on-chip compensation
|
Liu, P.-J.;Chang, Y.-H. |
| 元智大學 |
Sep-16 |
Area-aware Decomposition for Single-Electron Transistor Arrays
|
陳勇志; Ching-Hsuan Ho; Chun-Yao Wang; Ching-Yi Huang; Suma Datta; Vijaykrishnan Narayanan |
| 中國文化大學 |
2016-07 |
Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination Approach
|
Lee, CY (Lee, Chiou-Yng); Meher, PK (Meher, Pramod Kumar); Liu, CH (Liu, Chung-Hsin) |
| 中華大學 |
2007 |
Area-Driven Decoupling Capacitance Allocation Based on Space Sensitivity Analysis for Signal Integrity
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2007 |
Area-Driven Decoupling Capacitance Allocation in Noise-Aware Floorplan for Signal Integrity
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2006 |
Area-Driven White Space Distribution for Detailed Floorplan Design
|
顏金泰; YAN, JIN-TAI |
| 國立交通大學 |
2014-12-08T15:26:16Z |
Area-effective FIR filter design for multiplier-less implementation
|
Lin, TJ; Yang, TH; Jen, CW |
| 國立交通大學 |
2014-12-16T06:13:48Z |
Area-efficiency delta modulator for quantizing an analog signal
|
Wu Chun-Yu; Lyu Yuan-Fu |
| 國立臺灣海洋大學 |
2014 |
Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems
|
Chu Yu;Mao-Hsu Yen |
| 國立交通大學 |
2015-07-21T08:30:52Z |
Area-Efficient 2-D Digital Filter Architectures Possessing Diagonal and Four-Fold Rotational Symmetries
|
Chen, Pei-Yu; Van, Lan-Da; Reddy, Hari C.; Khoo, I-Hung |
| 國立交通大學 |
2016-03-28T00:04:24Z |
Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection
|
Lin, Chun-Yu; Wu, Po-Han; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:04:34Z |
AREA-EFFICIENT ARCHITECTURES FOR THE VITERBI ALGORITHM .1. THEORY
|
SHUNG, CB; LIN, HD; CYPHER, R; SIEGEL, PH; THAPAR, HK |
| 國立交通大學 |
2014-12-08T15:04:32Z |
AREA-EFFICIENT ARCHITECTURES FOR THE VITERBI ALGORITHM .2. APPLICATIONS
|
SHUNG, CB; LIN, HD; CYPHER, R; SIEGEL, PH; THAPAR, HK |
| 國立中山大學 |
2001-09 |
Area-Efficient Carry-Save Full Adder Design Using Pass Transistors
|
Tso-Bing Juan; Ming-Ju Tsia; Shen-Fu Hsiao |
| 國立交通大學 |
2015-12-02T02:59:12Z |
Area-Efficient ESD Clamp Circuit With a Capacitance-Boosting Technique to Minimize Standby Leakage Current
|
Altolaguirre, Federico A.; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:09:34Z |
Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs
|
Chen, Shih-Hung; Ker, Ming-Dou |
| 義守大學 |
2009-05 |
Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs
|
Shih-Hung Chen;Ming-Dou Ker |
| 國立彰化師範大學 |
2010-08 |
Area-Efficient High Goodness-of-Fit Noise Generator for Communication Test
|
Chen, Pin-Chung; Fan, Sheng-Jie; Wang, Yun-Ping; Kao, Yung-Sheng; Huang, Tsung-Chu |
| 國立交通大學 |
2014-12-08T15:27:06Z |
Area-Efficient Instruction Set Extension Exploration with Hardware Design Space Exploration
|
Wu, I-Wei; Chung, Chung-Ping; Shann, Jean Jyh-Jiun |
| 國立交通大學 |
2019-08-02T02:18:28Z |
Area-Efficient On-Chip Transient Detection Circuit for System-Level ESD Protection Against Transient-Induced Malfunction
|
Chen, Wen-Chieh; Ker, Ming-Dou |
| 國立交通大學 |
2017-04-21T06:49:47Z |
Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
|
Yeh, Chih-Ting; Ker, Ming-Dou |
| 臺大學術典藏 |
2011 |
Area-efficient scalable MAP processor design for high-throughput multistandard convolutional turbo decoding
|
Lin, C.-H.;Chen, C.-Y.;Wu, A.-Y.; Lin, C.-H.; Chen, C.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2019-10-24T07:57:12Z |
Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding
|
吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Chun-Yu Chen;Chen-Hung Lin; Chen-Hung Lin; Chun-Yu Chen; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇 |
| 國立交通大學 |
2015-07-21T08:31:30Z |
Area-efficient TFM-based Stochastic Decoder Design for Non-binary LDPC Codes
|
Yang, Chih-Wen; Lee, Xin-Ru; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi |
| 國立彰化師範大學 |
2008-07 |
Area-Efficient True One-Period Delay Jitter Measurement
|
Yang, Cheng-Han; Chou, Yi-Hsian; Huang, Tsung-Chu |
| 國立彰化師範大學 |
2008-08 |
Area-Efficient True One-Period Delayline for Cycle-to-Cycle Jitter Measurement
|
Yang, Cheng-Han; Chou, Yi-Hsian; Huang, Tsung-Chu |
| 國立成功大學 |
2023 |
Area-Efficient VLSI Architecture of Key Switching for BGV Fully Homomorphic Encryption
|
Chen, K.-Y.;Shieh, M.-D. |
| 臺大學術典藏 |
2004-08 |
Area-efficient VLSI design of Reed-Solomon decoder for 10GBase-LX4 optical communication systems
|
Hsu, H.-Y. and Yeo, J.-C. and Wu, A.-Y.; Hsu, Huai-Yi; Yeo, Jih-Chiang; Wu, An-Yeu; Hsu, Huai-Yi; Yeo, Jih-Chiang; Wu, An-Yeu |
| 國立臺灣大學 |
2004-08 |
Area-efficient VLSI design of Reed-Solomon decoder for 10GBase-LX4 optical communication systems
|
Hsu, Huai-Yi; Yeo, Jih-Chiang; Wu, An-Yeu |
| 國立臺灣大學 |
2006 |
Area-Efficient VLSI Design of Reed-Solomon Decoder for 10GBase-LX4 Optical Communication Systems
|
Hsu, Huai-Yi; Wu, An-Yeu (Andy); Yeo, Jih-Chiang |
| 臺大學術典藏 |
2019-10-24T07:57:16Z |
Area-Efficient VLSI Design of Reed-Solomon Decoder for 10GBase-LX4 Optical Communication Systems
|
吳安宇;AN-YEU(ANDY) WU;Jih-Chiang Yeo;An-Yeu Wu;Huai-Yi Hsu; Huai-Yi Hsu; An-Yeu Wu; Jih-Chiang Yeo; AN-YEU(ANDY) WU; 吳安宇 |
| 臺大學術典藏 |
2018-09-10T07:03:49Z |
Area-I/O flip-chip routing for chip-package co-design
|
Fang, J.-W.; Chang, Y.-W.; YAO-WEN CHANG |
| 國立臺灣大學 |
2010 |
Area-I/O flip-chip routing for chip-package co-design considering signal skews
|
Fang, J.-W.; Chang, Y.-W. |
| 臺大學術典藏 |
2018-09-10T08:14:58Z |
Area-I/O flip-chip routing for chip-package co-design considering signal skews
|
Fang, J.-W.; Chang, Y.-W.; Fang, J.-W.; Chang, Y.-W.; YAO-WEN CHANG |
