English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  52712170    線上人數 :  536
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 315131-315155 / 2348674 (共93947頁)
<< < 12601 12602 12603 12604 12605 12606 12607 12608 12609 12610 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2018-09-10T08:19:05Z Design of Power Control Protocols for Spectrum Sharing in Cognitive Radio Networks: A Game-Theoretic Perspective Y.-E. Lin;K.-H. Liu;H.-Y. Hsieh; Y.-E. Lin; K.-H. Liu; H.-Y. Hsieh; HUNG-YUN HSIEH
國立臺灣科技大學 2019 Design of Power Decoupling Strategy for Single-Phase Grid-Connected Inverter under Nonideal Power Grid Huang, K.-P.;Wang, Y.;Wai, R.-J.
亞洲大學 2010-06 Design of Power Quality Analyzer Based on Adaptive Linear Neural Network 陳正一;Chen, Cheng-I
亞洲大學 2010.06 Design of Power Quality Analyzer Based on Adaptive Linear Neural Network 陳正一;Chen, Cheng-I
國立臺灣大學 1985-10 Design of Power System Stabilizer Using Digital Control 許源浴; Hsu, C. Y.; Hsu, Yuan-Yih; Hsu, C. Y.
臺大學術典藏 1987-02 Design of Power System Stabilizers Using the Least-integral-square-error algorithm Hsu, Yuan-Yih; Hsu, Yuan-Yih
國立臺灣大學 1987-02 Design of Power System Stabilizers Using the Least-integral-square-error algorithm 許源浴; Hsu, Yuan-Yih
亞洲大學 2012 Design of Power Virtual Harmonic Analyzer Based on IEC Std. 61000-4-7 Fang, Chin-Hsien
亞洲大學 2011-12 Design of Power Virtual Harmonic Based On IEC Std. 61000-4-7 Analyzer 陳正一;Chen, Cheng-I;陳正一;Chen, Cheng-I
亞洲大學 2011.12 Design of Power Virtual Harmonic Based On IEC Std. 61000-4-7 Analyzer 陳正一;Chen, Cheng-I
臺大學術典藏 2018-09-10T08:10:54Z Design of power-assisted motor for vehicle air-conditioning systems Yang, Y.-P.; Liu, H.-F.; Liu, J.-J.; YEE-PIEN YANG
國立交通大學 2014-12-08T15:25:23Z Design of power-aware multiplier with graceful quality-power trade-offs Yen, JH; Dung, LR; Shen, CY
國立中山大學 2009-04 Design of Power-Efficient Configurable Booth Multiplier Shiann-Rong Kung;Jiun-Ping Wang
國立中山大學 2007 Design of power-efficient pipelined truncated multipliers with various output precision S.R. Kuang;J.P. Wang
國立交通大學 2017-04-21T06:50:01Z Design of Power-Rail ESD Clamp Circuit with Adjustable Holding Voltage against Mis-trigger or Transient-Induced Latch-On Events Yeh, Chih-Ting; Liang, Yung-Chih; Ker, Ming-Dou
國立交通大學 2014-12-08T15:09:50Z Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology Wang, Chang-Tzu; Ker, Ming-Dou
義守大學 2009-03 Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology Chang-Tzu Wang;Ming-Dou Ker
國立交通大學 2018-08-21T05:53:21Z Design of Power-Rail ESD Clamp With Dynamic Timing-Voltage Detection Against False Trigger During Fast Power-ON Events Chen, Jie-Ting; Ker, Ming-Dou
國立臺灣科技大學 2018 Design of PPC Buffer for Diff-RAID/PPC 林紘立
國立成功大學 2023 Design of PPG and ECG synchronous acquisition system based on NRF52832 Chen, H.-D.;Wang, L.-H.;Fan, M.-H.;Sun, K.-K.;Chen, Chen C.-H.;Liu, C.-F.;Huang, P.-C.
國立交通大學 2014-12-08T15:27:07Z Design of precise multi-axis motion control systems Yeh, SS; Hsu, PL
國立臺灣科技大學 2013 Design of predictive and dynamic energy-efficient mechanisms for IEEE 802.16e Ferng, H.-W.;Li, H.-Y.
中國文化大學 1996-03 Design of Probabilistic Neural Networks for Discrete Variables 曾敏烈
國立政治大學 1990-06 Design of Product Grading Procedures 唐揆; Tang, Kwei
元智大學 2007-12 Design of product recovery networks under uncertainty 鄭元杰; Der-Horng Lee; Meng Dong; Wen Bian

顯示項目 315131-315155 / 2348674 (共93947頁)
<< < 12601 12602 12603 12604 12605 12606 12607 12608 12609 12610 > >>
每頁顯示[10|25|50]項目