|
English
|
正體中文
|
简体中文
|
總筆數 :2856565
|
|
造訪人次 :
53374679
線上人數 :
1365
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 714436-714445 / 2348971 (共234898頁)
<< < 71439 71440 71441 71442 71443 71444 71445 71446 71447 71448 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2018-08-21T05:57:01Z |
Reconfigurable 1.5-2.5-GHz Phase Shifter with 360 degrees Relative Phase-Shift Range and Reduced Insertion-Loss Variation
|
Chi, Pei-Ling; Huang, Chia-Ling |
| 臺大學術典藏 |
2018-09-10T15:36:34Z |
Reconfigurable Acoustic Metasurface for Dynamic Steering of Sound Waves
|
Po-Han Fu,;Ding-Wei Huang; Po-Han Fu,; Ding-Wei Huang; DING-WEI HUANG |
| 臺大學術典藏 |
2018-09-10T09:48:38Z |
Reconfigurable adaptive singular value decomposition engine design for high-throughput MIMO-OFDM systems
|
Chen, Y.-L.;Zhan, C.-Z.;Jheng, T.-J.;Wu, A.-Y.; Chen, Y.-L.; Zhan, C.-Z.; Jheng, T.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 國立成功大學 |
2009-06-26 |
Reconfigurable Architecture for Deinterlacer based on Algorithm/Architecture Co-Design
|
Lee, Gwo-Giun; Wang, Ming-Jiun; Chen, Bo-Han; Chen, Jiun-Fu; Jao, Ping-Keng; Hsiao, Ching-Jui; Wei, Ling-Fei |
| 國立成功大學 |
2011-05 |
Reconfigurable Architecture for Deinterlacer based on Algorithm/Architecture Co-Design
|
Lee, Gwo Giun; Wang, Ming-Jiun; Chen, Bo-Han; Chen, JiunFu; Jao, Ping-Keng; Hsiao, Ching Jui; Wei, Ling-Fei |
| 臺大學術典藏 |
2018-09-10T06:20:23Z |
Reconfigurable architecture for video applications
|
Lian Jr.; C.; Tseng, P.-C.; Chen, T.-C.; Chang, Y.-W.; Chen, L.-G.; LIANG-GEE CHEN |
| 國立聯合大學 |
2010 |
Reconfigurable architecture for VLSI 9/7-5/3 wavelet filter
|
Sung, Tze-Yun; Hsin, Hsi-Chin |
| 國立聯合大學 |
2010 |
Reconfigurable Architecture for VLSI 9/7-5/3 Wavelet Filter
|
Tze-Yun Sung, Hsi-Chin Hsin |
| 中華大學 |
2010 |
Reconfigurable Architecture for VLSI 9/7-5/3 Wavelet Filter
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2010 |
Reconfigurable Architecture for VLSI 9/7-5/3 Wavelet Filter
|
宋志雲; Sung, Tze-Yun |
顯示項目 714436-714445 / 2348971 (共234898頁)
<< < 71439 71440 71441 71442 71443 71444 71445 71446 71447 71448 > >>
每頁顯示[10|25|50]項目
|
