臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

or enter the first few letters:

Showing items 397571-397580 of 2348971 (234898 Page(s) Totally)
<< < 39753 39754 39755 39756 39757 39758 39759 39760 39761 39762 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣師範大學	2019-09-03T10:46:07Z	ESD Protection Design for Broadband Circuits	賴玉瑄; Lai, Yu-Hsuan
國立交通大學	2014-12-08T15:25:47Z	ESD protection design for broadband RF circuits with decreasing-size distributed protection scheme	Ker, MD; Kuo, BJ
國立交通大學	2014-12-08T15:25:00Z	ESD protection design for CMOS integrated circuits with mixed-voltage I/O interfaces	Chang, Wei-Jen; Ker, Ming-Dou
國立交通大學	2014-12-08T15:42:19Z	ESD protection design for CMOS RF integrated circuits using polysilicon diodes	Ker, MD; Chang, CY
國立交通大學	2014-12-08T15:46:07Z	ESD protection design for fully integrated CMOS RF power amplifiers with waffle-structured SCR	Ker, Ming-Dou; Lin, Chun-Yu; Meng, Guo-Xuan
國立交通大學	2014-12-08T15:10:12Z	ESD protection design for giga-Hz high-speed I/O interfaces in a 130-nm CMOS process	Hsiao, Yuan-Wen; Ker, Ming-Dou; Chiu, Po-Yen; Huang, Chun; Tseng, Yuh-Kuang
國立交通大學	2017-04-21T06:49:29Z	ESD Protection Design for Gigahertz Differential LNA in a 65-nm CMOS Process	Lin, Chun-Yu; Fan, Mei-Lian; Fu, Wei-Hao
國立交通大學	2018-08-21T05:56:49Z	ESD Protection Design for High-Speed Applications in CMOS Technology	Chen, Jie-Ting; Lin, Chun-Yu; Chang, Rong-Kun; Ker, Ming-Dou; Tzeng, Tzu-Chien; Lin, Tzu-Chiang
國立交通大學	2014-12-08T15:18:07Z	ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology	Ker, MD; Lin, KH
國立交通大學	2014-12-08T15:36:14Z	ESD protection design for mixed-voltage I/O buffer with substrate-triggered circuit	Ker, MD; Hsu, HC

Showing items 397571-397580 of 2348971 (234898 Page(s) Totally)
<< < 39753 39754 39755 39756 39757 39758 39759 39760 39761 39762 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :2856408
	Visitors : 53366033 Online Users : 926 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library